• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A thin film transistor includes a substrate, a gate electrode formed on the substrate, and including opposing edge portions and a middle portion. An insulating film is formed on the surface of the gate electrode having a greater thickness on one of the gate edge portions. An active region is formed on the surface of the insulating film and the exposed substrate. The active region includes an off-set regions a channel region, a source region, and a drain region.
    公开号:US20010000074A1
    申请号:US09/725,018
    申请日:2000-11-29
    公开日:2001-03-29
    发明作者:Sung Kge Park
    申请人:Sung Kge Park；
    IPC主号:H01L29-78624
    专利说明:
    [1] 1. The present invention relates to a thin film transistor and a method of manufacturing the same. More particularly, the present invention relates to a thin film transistor which is suitable for incorporation into a static random access memory (SRAM).
    [2] 2. In generals thin film transistors may be used instead of load resistors in SRAMs having densities exceeding 1 megabit. Thin film transistors are also widely used as switching elements for switching image data signals in pixel regions of a liquid crystal display device.
    [3] 3. Ideally in either applications the off current of the thin film transistor should be low, while on current should be high in order to reduce power consumption and improve memory characteristics. That is, the thin film transistor should have a high on/off current ratios.
    [4] 4. Much research has focused on achieving a thin film transistor with improved on/off current ratios.
    [5] 5. A method for manufacturing a thin film transistor in an attempt to achieve an improved on/off current ratio is shown in FIGS. 1a-1 e. In particulars these figures illustrate processing steps for manufacturing a conventional bottom gate thin film transistor on a semiconductor substrate.
    [6] 6. As shown in FIG. 1a, a first insulating film 2 is formed on a semiconductor substrate 1. After depositing a polysilicon layer 3 on first insulating film 2, polysilicon layer 2 is patterned by conventional photolithography and etching techniques according to a gate mask, thereby forming a gate electrode 3 a.
    [7] 7. As shown in FIG. 1 through a chemical vapor deposition (CVD) method, a gate insulating film 4 and a polysilicon body layer 5 are successively deposited on the entire exposed surface of gate electrode 3 a and first insulating film 2. Then, during a 24 hour heat treatment growth step, the wafer is subjected to a temperature of approximately 600° C. As a result, the grain size of polysilicon layer 5 is enlarged.
    [8] 8. As shown in FIG. 1c, a photoresist film is next coated on body polysilicon layer 5 and patterned by conventional exposure and development processes to form a photoresist pattern PR1, which masks a channel region. At this time, with photoresist pattern PR1 serving as an ion-implantation mask, impurity ions are implanted into the exposed body of polysilicon layer 5, thereby forming source region 6 a and drain region 6 b (FIG. 1d).
    [9] 9. Accordingly, where the impurity ions are not implanted in polysilicon body layer 5, a channel region A is formed, while another region between gate electrode 3 a and drain region 6 b serves as off-set region B.
    [10] 10. As shown in FIG. 1e, after removing photoresist pattern PR1, a second insulating film 7 is formed on the entire surface of channel region A, off-set region B, source region 6 a and drain region 6 b. Second insulating film 7 is then patterned to form contact holes to source region 6 a and drain region 6 b, respectively. Then, the contact holes are filled with a conductor to thereby form a source electrode 8 and a drain electrode 9 as wiring electrodes.
    [11] 11. The operation principle of such conventional thin film transistor is as follows.
    [12] 12. To begin with, if the transistor shown in FIG. 1e is a P-type MOS thin film transistor, channel region A has n conductivity, and source region 6 a and drain region 6 b have p conductivity. Accordingly, if a negative voltage is applied to gate electrode 3 a relative to source region 6 a, holes accumulate in channel region A, thereby forming a channel. If a negative voltage is applied to drain region 6 b relative to source region 6 a, a current flows between source region 6 a and drain region 6 b, due to the potential difference between the source and drain. However, if no voltage is applied to gate electrode 3 a, a channel is not formed, and current is disrupted.
    [13] 13. As shown in FIGS. 1a to 1 e, channel region A and offset region B are both defined using photoresist pattern PR1. However, if photoresist pattern PR1 is misaligned, high off-current can result, thereby reducing reliability of the above-described thin-film transistor.
    [14] 14. Further, while the conductivity of off-set region B is adjusted in order to decrease the off-current, the conductivity of region B is not affected by the potential on gate electrode 3 a. Thus, the series resistance is increased, causing drain current drivability to deteriorate. SUMMARY OF THE INVENTION
    [15] 15. In order to solve the aforementioned problems, it is an object of the present invention to provide a thin film transistor and a method of manufacturing the same which has an off-set region of uniform length by using a self-alignment method, thereby improving a reliability of the thin film transistor.
    [16] 16. It is another object of the present invention to provide a thin film transistor and a method of manufacturing the same, in which the potential of an off-set region is controlled by a gate electrode voltage, thereby improving on-current
    [17] 17. According to one aspect of the present invention to accomplish the above objects, there is provided a thin film transistor comprising a substrate; a gate electrode formed on the substrate and divided into both edge parts and a mid part. An insulating film is formed on the surface of the gate electrode having a thickness on one of the edge parts of the gate electrode that is greater than that on the mid part and the other edge part. In addition, an active region is formed on the surface of the insulating film and the exposed substrate including an off-set region disposed so as to correspond to a channel region, a source region, a drain region and one edge part of the gate electrode.
    [18] 18. According to another aspect of the present invention to accomplish the above objects, there is provided a method of manufacturing a thin film transistor, comprising the steps of: forming a conductive layer on a substrate and patterning the conductive layer to thereby form a gate electrode; defining the gate electrode as two edge parts and a mid part therebetween; forming a gate insulating layer on the surface of the gate electrode and the substrate and forming an insulating layer on the gate insulating layer, patterning the insulating layer to thereby remove only a portion on one edge part of the electrode; forming a semiconductor layer as an active region on the remained part of the insulating layer and the entire-surface of the gate insulating layer; and implanting an impurity ion after masking a portion corresponding to the mid part and one edge part of the gate electrode, to there by form a source and a drain on opposite sides of the gate electrode, respectively.
    [19] 19. According to another aspect of the present invention to accomplish the above objects, there is provided a method of manufacturing a thin film transistor, comprising the steps of: sequentially forming a conductive layer and a first insulating layer on the surface of a substrate; patterning the first insulating layer to thereby form a first insulating layer pattern having a predetermined width; forming a second insulating layer on the surface of the conductive layer and the first insulating layer pattern and etching the second insulating layer to thereby form sidewall spacers on both sidewalls of the first insulating layer pattern; etching the conductive layer using the first insulating layer pattern and the sidewall spacers as an etch mask, to hereby form a gate electrode; removing the sidewall spacers and growing side insulating films on both sides of the exposed gate electrode; removing one of the side insulating films and forming a third insulating layer on the surface of the gate electrode and the other side insulating film; forming an active region on the surface of the substrate and the third insulating layer; forming an impurity-containing layer on the active region and etching back the impurity-containing layer until the surface of the other side insulating film and the active region disposed between both sides insulating films are exposed; and diffusing the impurity from the impurity-containing layer to the active region by annealing to thereby form a source and a drain. BRIEF DESCRIPTION OF THE DRAWINGS
    [20] 20.FIGS. 1a to 1 e are cross sectional views illustrating a method of manufacturing a conventional thin film transistor;
    [21] 21.FIG. 2a is a cross-sectional view of a thin film transistor in accordance with a first embodiment of the present invention;
    [22] 22.FIG. 2b is a cross-sectional view further illustrating the thin film transistor in accordance with the first embodiment of the present invention;
    [23] 23.FIGS. 3a to 3 e are cross-sectional views illustrating a method of manufacturing the thin film transistor accordance to the first embodiment of the present invention;
    [24] 24.FIG. 4a is a cross-sectional view of a thin film transistor in accordance with a second embodiment of the present invention;
    [25] 25.FIG. 4b is a cross-sectional view illustrating a further aspect of the thin film transistor according to the second embodiment of the present invention; and
    [26] 26.FIGS. 5a to 5 e are cross-sectional views illustrating a method of manufacturing a thin film transistor according to the second embodiment of the present invention. DETAILED DESCRIPTION OF THE INVENTION
    [27] 27. Hereinafter, embodiments of the present invention will be described with the reference to the attached drawings.
    [28] 28. First Embodiment
    [29] 29.FIGS. 2a is a cross-sectional view of a thin film transistor (TFT) according to a first embodiment of the present invention, and exemplify a case in which the TFT is formed on an insulating substrate. FIG. 2b is a cross-sectional view of the thin film transistor according to the first embodiment of the present invention formed on a semiconductor substrate.
    [30] 30. As shown in FIG. 2a, the thin film transistor includes a gate electrode 11 formed on insulating substrate 10 and divided into edge portions E1 and E2 and a mid portion M. An insulating film 12 is formed on the surface of gate electrode 11 having a thickness overlying edge portion E1 which is greater than the thickness overlying edge portion E2 and mid portion M. Active region 17 is formed on the surface of insulating film 12 and exposed insulating substrate 10 including offset region 16. Active region 17 includes channel region 13, source region 14, drain region 15 and edge portion E1 of gate electrode 11.
    [31] 31. As further shown in FIG. 2a, channel region 13 is formed on the surface of insulating film 12 above mid portion M of gate electrode 11, and source region 14 is formed on the surface of insulating substrate 10 above edge portion E2 of gate electrode 11. In addition, drain region 16 is formed to one side of gate electrode 11 so as not to overlap gate electrode 11.
    [32] 32. Further, the TFT further comprises an insulating film 18 formed on active region 17 having contact holes to source and drain regions 14 and 15, respectively. A source electrode 19 is formed in the source contact hole and a drain electrode 20 is formed in the drain contact hole.
    [33] 33. The TFT shown in FIG. 2b is similar to the one shown in FIG. 2a, except the TFT of FIG. 2b is formed on a semiconductor substrate 10 a instead of an insulating substrate. Further, an insulating layer 21 is provided between semiconductor substrate 10 a and gate electrode 11 a, source region 14 and drain region 15 in order to electrically isolate the TFT from substrate 10.
    [34] 34. Hereinafter, a method of manufacturing the thin film transistor according to the first embodiment on a polysilicon substrate will now be described with reference to FIGS. 3a to 3 e.
    [35] 35. It should be noted that the process for forming a TFT on an insulating substrate is the same as that shown in FIGS. 3a-2 e, but omits the step of forming insulating layer 31.
    [36] 36. As shown in FIG. 3a, an insulating layer 31 and a conductive layer 32 are successively formed on a semiconductor substrate 30. Conductive layer 32 is then patterned using a photoresist pattern PR2, thereby forming a gate electrode 32 a.
    [37] 37. As shown in FIG. 3b, the upper surface of gate electrode 32 is defined including edge portions E1 and E2 and a mid portion M. Then, a gate insulating layer 33 and an insulating layer 34 are successively formed on the exposed surface of gate electrode 32 a and insulating layer 31. A photoresist pattern PR3 is coated on insulating layer 34 above portion E1 of gate electrode 32 a. Then, using photoresist pattern PR3 as an etch mask, insulating layer 34 is patterned.
    [38] 38. Thus, as shown in FIG. 3c, an insulating layer pattern 34 a is left only on edge portion E1 of gate electrode 32 a, while the rest of insulating layer 34 is removed.
    [39] 39. A semiconductor layer, such as polysilicon serving as an active region 39, is then formed on the surface of insulating layer pattern 34 a and exposed gate insulating layer 33. Thereafter, using a photoresist pattern PR4, part of active region 39 corresponding to mid portion M and edge portion E1 is masked, and impurity ions are implanted therein to thereby form a source region 36 and a drain region 37 at opposite sides of gate electrode 32 a. As a result, the part of the active region 39 above mid portion M of gate electrode 32 a serves as a channel region 35, and the part of active region 39 above edge portion E1 serves as an off-set region 38.
    [40] 40. Preferably, gate insulating layer 33 and insulating layer 34 may be formed by a chemical vapor deposition (CVD) of silicon oxide film (SiO2) and a OVD of silicon nitride film (Si3N4), respectively. Alternatively, silicon nitride may be laid down prior to silicon oxide. Further, the thickness of insulating layer 34 is formed so as to be much thicker than that of gate insulating film 33.
    [41] 41. As described above, the process used to manufacture the thin film transistor shown in FIG. 2a differs from the one used to manufacture the transistor shown in FIG. 2b with respect to two steps. First, an insulating substrate is used instead of semiconductor substrate. Secondly, the step of forming insulating layer 31 in FIG. 3a is omitted.
    [42] 42. As shown in FIG. 3d, a planarizing insulating layer 40 is formed on the entire surface of active region 39 and patterned to form a source contact hole 40 a and a drain contact hole 40 b on source region 36 and drain region 37, respectively.
    [43] 43. Finally, as shown in FIG. 3e, a planarizing conductive layer 41 is formed on contact holes 40 a and 40 b and insulating layer 40 for planarization so as to completely fill contact holes 40 a and 40 b. Then, conductive layer 41 is patterned to form a source electrode 42 and a drain electrode 43 on source contact hole 40 a and drain contact hole 40 b, respectively.
    [44] 44. Second Embodiment
    [45] 45. Hereinafter, a thin film transistor according to a second embodiment and a related manufacturing method will be described with reference to FIGS. 4 and 5.
    [46] 46.FIG. 4a is a cross-sectional view showing the structure of a TFT according to the second embodiment of the present invention, wherein the TFT is formed on an insulating substrate.
    [47] 47.FIG. 4b is similar to FIG. 4a, except that a semiconductor substrate is used instead of an insulating substrate.
    [48] 48. As shown in FIG. 4a, similarly to FIG. 2a, the TFT includes a gate electrode 51 formed on insulating substrate 50 having edge portions E1 and E2 and a mid portion M. An insulating film 52 is formed on the surface of gate electrode 51 having a greater thickness over edge portion E1 than over mid portion M and edge portion E2. An active region 57 is formed on the surface of insulating film 52 and exposed insulating substrate 50; the active region including an off-set region 56 corresponding to a channel region 53, a source region 54, a drain region 55 and edge portion E1 of gate electrode 51.
    [49] 49. The TFT shown in FIG. 4a is similar to that shown in FIG. 2a, however, portions E1 and E2 of the gate electrode of the TFT, in accordance with the second embodiment, have sloped surfaces slanted downwardly away from mid part M.
    [50] 50. Further, like FIG. 2a, a channel region 53 is formed on insulating film 52 above mid portion M of gate electrode 51. Source region 54 is formed on the surface of insulating film 52 above edge portion E2 of gate electrode 51 and on the surface of insulating substrate 50 beyond the side of gate electrode 51. Also, drain region 55 is formed on the surface of insulating substrate 50 beyond the other side of gate electrode 51.
    [51] 51. In addition, as shown in FIG. 4a, the thin film transistor according to the second embodiment further comprises an insulating film 58 formed on active region 57 having a source contact hole and a drain contact hole overlying source region 54 and drain region 55, respectively. Further, a source electrode 59 is formed in the source contact hole, and a drain electrode 60 is formed in the drain contact hole.
    [52] 52.FIG. 4b is similar to FIG. 4a, except that a semiconductor substrate Sa such as a polysilicon is used instead of insulating substrate 50 in FIG. 2a. Accordingly, since semiconductor substrate 50 a is used in FIG. 4b, an insulating layer 61 is provided between gate electrode 51, source region 54 and drain region 55, and semiconductor substrate 50 a for electrical isolation.
    [53] 53. A method of manufacturing the thin film transistor according to the second embodiment will now be described with reference to FIGS. 5a to 5 e, wherein the TFT is formed on a semiconductor substrate, preferably polysilicon.
    [54] 54. As described in the first embodiment, the process for manufacturing the TFT on an insulating substrate is similar to that used to manufacture the TFT on a semiconductor substrate except the step of forming an insulating layer on the substrate is omitted.
    [55] 55. As shown in FIG. 5a, a substrate insulating layer 71, a conductive polysilicon 72, and a first insulating layer 73 (preferably a CVD silicon nitride film) are successively formed on the entire surface of a semiconductor substrate 70. First insulating layer 73 is patterned using a mask for defining a gate, thereby forming a first insulating layer pattern 73 a. Next, using first insulating layer pattern 73 a and sidewall spacers 74 a as an etch mask, conductive layer 72 is etched to form a conductive gate electrode pattern 72 a.
    [56] 56. As shown in FIG. 5b, a second insulating layer 74 (preferably a CVD silicon oxide film) is formed on the exposed surface of first insulating layer pattern 73 a and conductive layer 72, and etched by reactive ion etching (RIE), thereby forming sidewall spacers 74 a on the sidewalls of first insulating layer pattern 73 a.
    [57] 57. After removing sidewall spacers 74 a, local oxidation is carried out at edge portions of gate electrode 72 a exposed after removal of sidewall spacers 74 a. As a result, insulating films 75 a and 75 b, which are thermal oxide films, are formed on both edge portions E1 and E2. Gate electrode 72 a thus has a mesa structure. That is, each of edge parts E1 and E2 of gate electrode 72 a has a slope slanted downwardly away from portion M. A photoresist pattern PR5 is then provided on one of the edge portions of gate electrode 72 to selectively mask insulating film 75 a, as shown in FIG. 5c.
    [58] 58. As shown in FIG. 5d, insulating film 75 b disposed on the other edge part E2 of gate electrode 72 a, which is not masked by photoresist pattern PR5, is removed, followed by removal of photoresist pattern PR5. Here, insulating film 75 a remaining on edge portion E1 of gate insulating layer 78 underlies part of active region 77 (to be described below). Thereafter, a third insulating layer 75 (a gate insulating layer), a semiconductor layer (e.g., a polysilicon active region 77), and an impurity-doped insulating layer 78 are successively formed on insulating layer 71. Impurity-doped insulating layer 78 (preferably a boron silicate glass (BSG) or a boron phosphorous silicate glass (BPSG)) is etched to expose the surface of the mid portion M of gate electrode 7 a facing part of active region 77 corresponding to the remaining portion of insulating film 75 a. That is, parts of active region 77 used as channel and off-set regions are exposed, while other parts which will be used as a source region and a drain region are in contact with the impurity doped insulating layer 78 a. Insulating film 75 a is formed so as to be much thicker than that of third insulating layer 78 serving as the gate insulating layer
    [59] 59. The impurity doped insulating layer is then annealed to diffuse boron impurities from impurity doped insulating layer 78 a into portions of active region 77 in contact with layer 78 a to form source region 79 and drain region 80. Portions of active region 77 where the boron impurities did not diffuse correspond to channel region 81 and offset region 82 of the completed device. In particular, as shown in FIG. 5d, channel region 81 is disposed on mid portion M of gate electrode 72 a, and offset region 82 overlies remaining insulating film 75 a.
    [60] 60. Thereafter, as shown in FIG. 5, a fourth insulating layer 83 having a planarized surface is formed on remaining impurity-doped insulating layer 75 and an exposed part of active region 77. Remaining impurity-doped insulating layer 78 a and fourth insulating layer 83 are then patterned together, thereby forming a source contact hole and drain contact hole on source region 79 and drain region 80, respectively.
    [61] 61. A conductive layer 84 is then formed on the contact holes and on fourth insulating layer 83 so as to completely fill the source contact hole and drain contact hole. Conductive layer 84 is then patterned to thereby form a source electrode 85 and a drain electrode 86, which are connected with source region 79 and drain region 80, respectively.
    [62] 62. Since the operation of the thin film transistor of the present invention is the same as that of the conventional thin film transistor, further description of the operation is omitted.
    [63] 63. As described above, the structure and manufacturing process of the TFT's in accordance with the first and second embodiments of the present invention have the following advantages.
    [64] 64. First, the potential of the off-set region is controlled by the gate electrode voltage. Thus, the on-current is enhanced in the “On” state. In the “Off” state, however, the electric field is diminished due to the thermal oxide film disposed below the off-set region. Accordingly, the off-current is decreased. As a result, the on/off current ratio is improved and performance of the TFT is enhanced.
    [65] 65. Secondly, the self-alignment method of the second embodiment defining the offset region uses a remaining portion of the insulating film. Thus, channel leakage current and variation of threshold voltage can be reduced.
    [66] 66. Accordingly, the reliability of the thin film transistor is improved.
    权利要求:
    Claims (24)
    [1" id="US-20010000074-A1-CLM-00001] 1. A thin film transistor comprising:
    a substrate;
    a gate electrode formed on said substrate having first and second edge portions and a middle portion;
    an insulating film overlying said first edge, second edge and middle portions of said gate electrode, said insulating film having a first part overlying said first edge portion of said gate electrode and a second part overlying said middle and second edge portions of said gate electrode, a thickness of said first part being greater than said second part; and
    an active region formed on a surface of said insulating film and said substrate, said active region including an off-set region, a channel region, a source region, and a drain region, said offset region overlying said first edge portion of said gate electrode.
    [2" id="US-20010000074-A1-CLM-00002] 2. A thin film transistor as claimed in
    claim 1 , wherein said channel region is formed on a part of said surface of said insulating film above said mid portion of said gate electrode;
    said source region is formed on a part of said surface of said insulating film above said second edge portion of said gate electrode and on the surface of said substrate adjacent said second edge portion of said gate electrode; and
    said drain region is formed on a part of said surface of said substrate adjacent to first edge portion of said gate electrode.
    [3" id="US-20010000074-A1-CLM-00003] 3. A thin film transistor as claimed in
    claim 1 , wherein said substrate includes material selected from the group of semiconductors and insulator material.
    [4" id="US-20010000074-A1-CLM-00004] 4. A thin film transistor as claimed in
    claim 1 , further comprising an insulating layer formed between said substrate and said gate electrode, said source region and said drain region.
    [5" id="US-20010000074-A1-CLM-00005] 5. A thin film transistor as claimed in
    claim 1 , further comprising an insulating film formed on said active region and having a source contact hole and a drain contact hole aligned with said source and drain regions, respectively;
    a source electrode formed in said source contact hole; and
    a drain electrode formed in said drain contact hole.
    [6" id="US-20010000074-A1-CLM-00006] 6. A thin film transistor as claimed in
    claim 1 , wherein each of said first and second edge portions of said gate electrode has a sloped surface slanted away from said mid tie portion.
    [7" id="US-20010000074-A1-CLM-00007] 7. A method of manufacturing a thin film transistor, comprising the steps of:
    forming a conductive layer on a substrate;
    patterning said conductive layer to thereby form a gate electrode having first and second edge portions and a middle portion therebetween;
    forming a gate insulating layer on a surface of said gate electrode and said substrate;
    forming an insulating layer on said gate insulating layer;
    patterning said insulating layer to remove only a portion thereof disposed on said first edge portion of said gate electrode;
    forming a semiconductor layer as an active region on a remaining portion of said insulating layer and an entire surface of said gate insulating layer, and
    implanting impurity ions into selected portions of said semiconductor layer exposed by a mask overlying said middle portion and said first edge portion of said gate electrode, to thereby form a source region and a drain region at opposite sides of said gate electrode.
    [8" id="US-20010000074-A1-CLM-00008] 8. A method of manufacturing a thin film transistor as claimed in
    claim 7 , wherein said substrate is either insulating or semiconducting material.
    [9" id="US-20010000074-A1-CLM-00009] 9. A method of manufacturing a thin film transistor as claimed in
    claim 7 , further comprising the step of forming another insulating layer between said gate electrode and the surface of said substrate.
    [10" id="US-20010000074-A1-CLM-00010] 10. A method of manufacturing a thin film transistor as recited in
    claim 7 , wherein a thickness of said insulating layer is greater than a thickness of said gate insulating layer.
    [11" id="US-20010000074-A1-CLM-00011] 11. A method of manufacturing a thin film transistor as claimed in
    claim 7 , further comprising the steps of;
    forming a planarizing insulating layer on a surface of said active region;
    patterning said planarizing layer to thereby form a source contact hole and a drain contact hole in alignment with said source and drain regions, respectively;
    forming a conductive layer in said contact holes and on said planarizing insulating layer, and
    patterning said conductive layer to thereby form a source electrode and a drain electrode.
    [12" id="US-20010000074-A1-CLM-00012] 12. A method of manufacturing a thin film transistor, comprising the steps of:
    successively forming a conductive layer and a first insulating layer on a surface substrate;
    patterning said first insulating layer to thereby form a first insulating layer pattern having a predetermined width;
    forming a second insulating layer on the surface of said conductive layer and said patterned first insulating layer; etching said second insulating layer to thereby form sidewall spacers on opposing sidewalls of said first insulating layer pattern
    etching said conductive layer using said patterned first insulating layer and said sidewall spacers as an etch mask to thereby form a conductor pattern serving as a gate electrode;
    removing said sidewall spacers and growing third and fourth insulating films on respective portions of said gate electrode;
    removing said third insulating film overlying a first side portion of said gate electrode;
    forming a fifth insulating layer on a surface of said gate electrode and a remaining portion of said fourth insulating film;
    forming an active region on the surface of said substrate and said fifth insulating layer;
    forming an impurity-doped layer on said active region;
    etching back said impurity-doped layer until a surface of said fourth insulating film and said active region disposed between said first and second side portions of said gate electrode are exposed; and
    diffusing said impurity from said impurity-doped layer into said active region, to thereby form a source and a drain.
    [13" id="US-20010000074-A1-CLM-00013] 13. A method of manufacturing a thin film transistor in accordance with
    claim 12 , wherein said diffusion step includes an annealing step.
    [14" id="US-20010000074-A1-CLM-00014] 14. A method of manufacturing a thin film transistor as recited in
    claim 12 , wherein said substrate includes either a semiconductor substrate or an insulator.
    [15" id="US-20010000074-A1-CLM-00015] 15. A method of manufacturing a thin film transistor as recited in
    claim 12 , further comprising the step of forming a sixth insulating layer between said substrate and said conductive layer.
    [16" id="US-20010000074-A1-CLM-00016] 16. A method of manufacturing a thin film transistor as recited in
    claim 12 , further comprising the steps of:
    forming a sixth insulating layer having a planarized surface on an exposed surface of said active region and an upper side surface of said impurity-doped layer,
    patterning said sixth insulating layer and said impurity-doped layer to thereby form a source contact hole and a drain contact hole aligned with said source and drain, respectively; and
    filling said contact holes with a conductor to thereby form a source electrode and a drain electrode.
    [17" id="US-20010000074-A1-CLM-00017] 17. A method of manufacturing a thin film transistor in accordance with
    claim 12 , wherein said conductive layer is a polysilicon, and said steps of forming said first and second insulating films include local oxidation of silicon (LOCOS).
    [18" id="US-20010000074-A1-CLM-00018] 18. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said etching step includes a reactive ion etching (RIE).
    [19" id="US-20010000074-A1-CLM-00019] 19. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said impurity-doped insulating layer is selected from the group of boron silicate glass (BSG) and boron phosphorous silicate glass (BPSG).
    [20" id="US-20010000074-A1-CLM-00020] 20. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said step of forming said second insulating film includes Me step of growing said second insulating film higher than a surface of said conductor pattern.
    [21" id="US-20010000074-A1-CLM-00021] 21. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said gate electrode has a mesa shape after forming said first and second insulating films.
    [22" id="US-20010000074-A1-CLM-00022] 22. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said step of forming said third insulating layer includes thermal oxidation.
    [23" id="US-20010000074-A1-CLM-00023] 23. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said first insulating layer includes silicon nitride film, and said second and fifth insulating layers include SiO2.
    [24" id="US-20010000074-A1-CLM-00024] 24. A method of manufacturing a thin film transistor as claimed in
    claim 12 , wherein said active region disposed on said fourth insulating film is used as an off-set region.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6165823A|2000-12-26|Thin film transistor and a fabricating method therefor
    KR950003941B1|1995-04-21|Tft and making method thereof
    US20050145850A1|2005-07-07|Electrical interconnection and thin film transistor fabrication methods, and integrated circuitry
    JPH05102483A|1993-04-23|Film transistor and its manufacturing method
    US6271064B2|2001-08-07|Thin film transistor and method of manufacturing the same
    KR20030050995A|2003-06-25|Method for fabricating high-integrated transistor
    US5607865A|1997-03-04|Structure and fabrication method for a thin film transistor
    US6238956B1|2001-05-29|Method for manufacturing thin film transistor by using a self-align technology
    KR100395973B1|2003-10-17|Process for producing an integrated circuit device with at least one mos transistor
    US6297093B1|2001-10-02|Method of making an electrically programmable memory cell
    US5557126A|1996-09-17|Thin-film transistor and method for forming the same
    KR0155840B1|1998-10-15|Mosfet and their manufacture
    KR20000020583A|2000-04-15|Method for manufacturing semiconductor device
    JPH0590589A|1993-04-09|Thin film transistor and manufacture thereof
    US20020033536A1|2002-03-21|Semiconductor device and manufacturing method thereof
    JP2000332255A|2000-11-30|Thin-film transistor and manufacture thereof
    KR100265370B1|2000-10-02|A method for fabricating dram device
    JPH0794721A|1995-04-07|Semiconductor device and manufacture thereof
    JP3319856B2|2002-09-03|Semiconductor device and manufacturing method thereof
    US5943579A|1999-08-24|Method for forming a diffusion region in a semiconductor device
    JP2754184B2|1998-05-20|Thin film transistor and method of manufacturing the same
    JPH098238A|1997-01-10|Semiconductor memory and its preparation
    KR100198630B1|1999-07-01|Structure of thin film transistor and making method of the same
    KR100252754B1|2000-04-15|Thin film transistor and the manufacturing method thereof
    JPH0621461A|1994-01-28|Thin-film transistor
    同族专利:
    公开号 | 公开日
    US5903013A|1999-05-11|
    JPH09186339A|1997-07-15|
    KR970054504A|1997-07-31|
    US6184070B1|2001-02-06|
    US6271064B2|2001-08-07|
    KR100205306B1|1999-07-01|
    JP2733909B2|1998-03-30|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20080042212A1|2006-08-15|2008-02-21|Kovio, Inc.|Printed dopant layers|
    WO2008147172A1|2007-05-29|2008-12-04|X-Fab Semiconductor Foundries Ag|Mos transistor with a p-field implant overlying each end of a gate thereof|
    TWI691089B|2017-12-15|2020-04-11|南韓商Ｌｇ顯示器股份有限公司|Thin film transistor, method for manufacturing the same and display device comprising the same|US5100816A|1990-07-20|1992-03-31|Texas Instruments Incorporated|Method of forming a field effect transistor on the surface of a substrate|
    US5286663A|1992-01-29|1994-02-15|Micron Technology, Inc.|Methods for producing thin film transistor having a diode shunt|
    JP3173854B2|1992-03-25|2001-06-04|株式会社半導体エネルギー研究所|Method for manufacturing thin-film insulated gate semiconductor device and semiconductor device manufactured|
    US5440168A|1993-02-22|1995-08-08|Ryoden Semiconductor System Engineering Corporation|Thin-film transistor with suppressed off-current and Vth|
    JP3157985B2|1993-06-10|2001-04-23|三菱電機株式会社|Thin film transistor and method of manufacturing the same|
    KR970010685B1|1993-10-30|1997-06-30|삼성전자 주식회사|Thin film transistor semiconductor device & manufacturing method|
    KR0128826B1|1993-12-31|1998-04-08|김주용|Mathod manufacture of dram cell|
    KR970007965B1|1994-05-12|1997-05-19|Lg Semicon Co Ltd|Structure and fabrication method of tft|
    KR0136931B1|1994-05-12|1998-04-24|문정환|Structure of thin film transistor and manufacture thereof|
    US5548132A|1994-10-24|1996-08-20|Micron Technology, Inc.|Thin film transistor with large grain size DRW offset region and small grain size source and drain and channel regions|
    US5741732A|1995-05-03|1998-04-21|Sony Corporation|Method for detecting implantation mask misalignment|
    US5612234A|1995-10-04|1997-03-18|Lg Electronics Inc.|Method for manufacturing a thin film transistor|US5953596A|1996-12-19|1999-09-14|Micron Technology, Inc.|Methods of forming thin film transistors|
    KR20010057116A|1999-12-18|2001-07-04|박종섭|Method of manufacturing thin film transistor for improving electrical characteristic of that|
    US6812493B2|2000-04-04|2004-11-02|Matsushita Electric Industrial Co., Ltd.|Thin-film semiconductor element and method of producing same|
    KR100784063B1|2000-12-23|2007-12-10|주식회사 하이닉스반도체|structure of a thin film transistor and method for manufacturing the same|
    KR100853220B1|2002-04-04|2008-08-20|삼성전자주식회사|Method for manufacturing thin film transistor array panel for display device|
    KR100450762B1|2002-09-19|2004-10-01|한국전자통신연구원|Ultra small size SOI MOSFET and method of fabricating the same|
    TWI357157B|2006-06-12|2012-01-21|Kovio Inc|Printed, self-aligned, top-gate thin film transist|
    JP5532803B2|2009-09-30|2014-06-25|ソニー株式会社|Semiconductor device and display device|
    KR20160055563A|2014-11-10|2016-05-18|삼성디스플레이 주식회사|Method for manufacturing thin film transistor, thin film transistor, and display apparatus comprising the same|
    法律状态:
    2001-07-19| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-01-11| FPAY| Fee payment|Year of fee payment: 4 |
    2009-01-07| FPAY| Fee payment|Year of fee payment: 8 |
    2013-02-01| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019950056311A|KR100205306B1|1995-12-26|1995-12-26|A method of fabricating a thin film transistor|
    KR95-56311||1995-12-26||
    KR95-563115||1995-12-26||
    US08/751,240|US5903013A|1995-12-26|1996-11-18|Thin film transistor and method of manufacturing the same|
    US09/281,271|US6184070B1|1995-12-26|1999-03-30|Thin film transistor and method of manufacturing the same|
    US09/725,018|US6271064B2|1995-12-26|2000-11-29|Thin film transistor and method of manufacturing the same|US09/725,018| US6271064B2|1995-12-26|2000-11-29|Thin film transistor and method of manufacturing the same|
    [返回顶部]